Slew Rate Control Strategies for Smart Power ICs based on Iterative Learning Control

Mathias Blank, Tobias Glück and Andreas Kugi
Automation and Control Institute
Vienna University of Technology
1040 Vienna, Austria
Email: {blank, glueck, kugi}@acin.tuwien.ac.at

Hans-Peter Kreuter
Infineon Technologies Austria AG
9500 Villach, Austria
Email: hanspeter.kreuter@infineon.com

Abstract—Smart Power ICs are Power Switches with integrated control and protection functions for the switching of middle and high current loads in industrial and automotive applications. Due to customer specifications and electromagnetic compatibility requirements it is often desired to limit the current and voltage slew rate at the output terminal of the Smart Power IC by minimizing the switching losses at the same time. In order to reduce the development effort and costs, a reusable control strategy is strived for. Therefore, a power optimal digital slew rate control strategy is developed which allows for a systematic limitation of the current and/or voltage slew rates. The strategy is based on the optimization of a gate current profile using Iterative Learning Control. A rapid prototyping test bench is developed for the verification of the control strategy. The performance and robustness is demonstrated by means of measurement results.

I. INTRODUCTION

Power Switches with integrated control and protection functions, also known as Smart Power ICs, are widely used in industrial and automotive applications, see, e.g., [1], [2]. In order to meet the demands regarding electromagnetic compatibility, the slew rate of the current and voltage waveform at the output terminal of the Power Switch is often constrained. However, it has to be taken into account that the total power dissipation during the switching strongly depends on the slew rates. Therefore, it is necessary not only to limit but also to control the slew rate, in order to achieve maximum switching speed and power optimality. In this context, several analog control strategies have been proposed in the last decades, including feedforward [3], adaptive feedforward [4]–[6] and closed-loop [7]–[10] control strategies. However, using analog control strategies and analog circuit design necessitates major redesign effort every time the load conditions or slew rate constraints change. Obviously, this results in high costs.

The advent of cheap and powerful System-on-a-Chip solutions allows to overcome these drawbacks by a digital implementation of the control strategy. In the last years, a few digital slew rate control strategies for Power Switches have been developed and presented, see, e.g., [11]–[14]. Most of these strategies are based on adaptive feedforward control using gate current profiles or digital switchable gate resistors. In [12], for instance, an adaptive gate current profile is used to control the switching operation. The profile is divided into eight time intervals, which correspond to the operating points of the Power Switch. A constant gate current value is assigned to each interval and the length of the time intervals are iteratively adapted to compensate for model uncertainties, load variations and temperature dependencies. In [14], in addition to the length of the time interval also the amplitude of the corresponding gate current is adapted. Using an IGBT, it is shown that the slew rate can be specifically controlled by means of this approach. However, maximum switching speed and power optimality can hardly be achieved by a division of the gate current profile into only eight time intervals since the behavior of the Power Switch is highly nonlinear.

In this paper, a reusable power optimal digital control strategy is presented that is able to keep the slew rates of the terminal current and/or voltage within given bounds. For this, a highly resolved gate current profile is used as feedforward control. Model uncertainties, load and temperature variations are compensated by means of an Iterative Learning Control strategy. A rapid prototyping test bench for the verification of the developed control strategy is presented and the performance and robustness is demonstrated by means of measurement results.

II. CONTROL STRATEGY

Fig. 1 depicts the block diagram of the digitally controlled Smart Power IC. Basically it consists of the digital control unit and the plant. The digital control unit may be an FPGA or a µC. The plant itself is composed of the Power Switch T\textsubscript{bat}, the gate driver, the switching load and the power supply V\textsubscript{dac}. The Power Switch is operated in PWM-mode with the modulation time T\textsubscript{PWM} and the duty cycle \( \chi \) and is controlled by the gate current \( i_{\text{g}} \) generated by the gate driver.

In the following, only the control strategy for the switch-on operation is discussed for the sake of brevity. Clearly, the presented strategy is directly applicable to the switch-off operation.

During the switching time \( T_{\text{on}} \) the switching operation is controlled by a highly resolved gate current profile \( u_{j}[k] = u_{j}(kT_{s}), k = 0, 1, \ldots, (N - 1) \), with the iteration index \( j = 1, 2, \ldots \). The profile is sampled with the sampling time \( T_{s} \) and consists of \( N = T_{\text{on}}/T_{s} \) samples, which
are stored in a buffer. The profile is supplied to the gate driver using a digital-to-analog converter (DAC) in the form $u(t) = u_j(kT_s)$. The load current $i_L(t)$ and the drain-source voltage $v_{DS}(t)$ are measured and sampled by means of digital-to-analog converters (ADCs) providing $i_L[k]$ and $v_{DS}[k]$, which are also stored in a buffer.

An initial gate current profile is precalculated, e.g., by solving an optimal control problem, see [15], which is tailored to the demanded maximum slew rate and minimal switching losses. To compensate for model uncertainties, load variations and temperature dependencies, the precalculated profile has to be adapted under real operating conditions. Therefore, an Iterative Learning Control Strategy (ILC) is applied. This strategy is rewarding for systems which execute the same task multiple times, see, e.g., [16]-[18]. In this case, the performance of the system can be improved by learning from previous switching operations.

In the following, an Iterative Learning Control strategy that controls either the slew rate of the load current or the drain-source voltage is presented. Furthermore, this strategy is extended to the simultaneous control of both slew rates.

A. Control of the current or voltage slew rate

Since the current and voltage slew rate control algorithms are, from an algorithmic point of view, identical, only the voltage slew rate control concept is outlined here.

The voltage slew rate is controlled by the following ILC law

$$
\dot{u}_{j+1}[k] = Q_v(k)\left(u_j[k] + \gamma_v e_{v,j}[k]\right),
$$

(1a)

$$
u_{j+1}[k] = \text{sat}\left(\dot{u}_{j+1}[k]; u_{\text{max}}, u_{\text{min}}\right).
$$

(1b)

Herein $e_{v,j}[k]$ denotes the difference between the desired (maximum) slew rate $v_{DSp,j}$ and the actual slew rate $v_{DS,p,j}[k], k = 0, 1, \ldots, (N-1)$ in the iteration step $j$, i.e.,

$$
e_{v,j}[k] = v_{DSp,j} - v_{DS,p,j}[k].
$$

(1c)

Moreover, $\gamma_v$ is a constant learning gain, $Q_v(\cdot)$ represents the so-called Q-filter and $\text{sat}(\cdot)$ is a saturation function.

The actual slew rate is obtained by numerical differentiation of $v_{DS}[k]$. As $v_{DS}[k]$ is stored in a buffer, a non-causal filter can be utilized, e.g., a Savitzky-Golay filter, see, e.g., [19],[20]. The Savitzky-Golay filter interpolates a set of input samples by a polynomial using a least-squares approach. On the basis of the polynomial coefficients, the derivative can be calculated. The least-squares character of this approach also ensures that measurement noise does only marginally impair the results, whereas waveform height and shape are maintained. For the interpolation of $N_q = 2M + 1$ drain-source voltage samples, the polynomial of order $d$

$$
p[m] = \sum_{i=0}^{d} c_i[k] m^i,
$$

(1d)

with the coefficients $c_i[k], i = 0, 1, \ldots, d$, is used. The coefficients are determined in the least-squares sense by solving the minimization problem

$$
\min_{c_0[k], c_1[k], \ldots, c_d[k]} \sum_{m=-M}^{M} (v_{DS}[k+m] - p[m])^2.
$$

(1e)

Differentiating and evaluating (1d) at $m = 0$ results in the approximated slew rate

$$
v_{DS,p,j}[k] = c_1[k].
$$

(1f)

Since $c_1[k]$ depends linearly on the measurement samples $v_{DS}[k+m]$, it can be shown, see, e.g., [20], that (1f) equals a discrete convolution of the form

$$
v_{DS,p,j}[k] = \sum_{m=-M}^{M} g_d[m] v_{DS}[k+m],
$$

(1g)

with the fixed impulse response $g_d[m]$. Note, a zero-padding strategy is applied for the sample indices $k + m < 0$ and $k + m > N - 1$.

For the ILC strategy to be robust against noise and attenuate non-repetitive disturbances, the adapted profile $u_j[k] + \gamma_v e_{v,j}[k]$ is filtered with the Q-filter $Q_v(\cdot)$, see, e.g., [18]. Here, $\delta$ denotes the forward time shift operator, i.e., $\delta q[k] \equiv q[k+1]$. As $v_{DS,p,j}[k]$ is stored in a buffer, a zero-phase non-causal moving average filter of length $N_q$ with Gaussian kernel [21]

$$
Q(\delta) = \sum_{m=-N_q}^{N_q} \frac{T_s}{\sqrt{2\pi}\sigma_v} \exp\left(-\frac{1}{2}\left(\frac{mT_s}{\sigma_v}\right)^2\right) \delta^{-m}
$$

(1h)

can be employed. The parameter $\sigma_v$ is related to the 3-dB filter bandwidth $f_c$ in the form

$$
\sigma_v = \sqrt{\ln 2} \frac{1}{2\pi f_c}
$$

(1i)
The saturation function

\[ u_{j+1}[k] = \text{sat}\left( \bar{u}_{j+1}[k], u_{\text{max}}, u_{\text{min}} \right) = \begin{cases} u_{\text{max}}, & \bar{u}_{j+1}[k] > u_{\text{max}} \\ \bar{u}_{j+1}[k], & u_{\text{min}} \leq \bar{u}_{j+1}[k] \leq u_{\text{max}} \\ u_{\text{min}}, & \bar{u}_{j+1}[k] < u_{\text{min}} \end{cases} \]  

is used as an anti-windup strategy to take into account the physical limitation of the gate driver and consequently the gate current \( i_G \). Here, \( u_{\text{max}} \) and \( u_{\text{min}} \) denote the upper and lower limits of the gate current profile. The presented ILC strategy is summarized in Fig. 2. The convergence speed and the robustness can be adjusted by means of the learning gain \( \gamma_c \) and the 3-dB bandwidth \( f_c \) of the Q-filter. A high \( \gamma_c \) will increase the convergence speed but decrease the robustness. A high \( f_c \) tends to reduce the convergence error but also weakens the robustness, see, e.g., [22].

With the presented control strategy, the slew rate of either the load current or drain-source voltage at the output terminal of the Power Switch can be controlled to its desired (maximum) value. Thus, maximum switching speed is achieved and the occurring switching losses are minimized.

### B. Simultaneous control of the current and voltage slew rate

The control strategy for the simultaneous control of the current and voltage slew rate is depicted in Fig. 3. In this case, the gate current profile \( u_i[j] \) is the sum of the profiles \( u_{i,j}[k] \) and \( u_{e,j}[k] \) and the maximum value of the gate current profile \( u_{\text{max}} \). This sum is filtered with the Q-filter \( Q(\delta) \), resulting in

\[ \bar{u}_{j+1}[k] = Q(\delta) \left( u_{\text{max}} + u_{i,j+1}[k] + u_{e,j+1}[k] \right) \]  

and constrained using the saturation function (1).

\[ u_{j+1}[k] = \text{sat}\left( \bar{u}_{j+1}[k], u_{\text{max}}, u_{\text{min}} \right) \]  

in order to limit the gate current profile to its maximal and minimal value \( u_{\text{max}} \) and \( u_{\text{min}} \).

Maximum switching speed would be achieved if \( u_{\text{max}} \) would be applied for the whole switching operation. However, the gate current profile has to be changed by \( u_{i,j}[k] \) and \( u_{e,j}[k] \) in order to avoid that the current and voltage slew rates \( i_{Lp,j}[k] \) and \( v_{DSp,j}[k] \) exceed their bounds \( i_{Lp} \) and \( v_{DSp} \), respectively.

To compensate for plant uncertainties, these profiles are iteratively adapted using the ILC laws

\[ u_{i,j+1}[k] = Q(\delta) \left( u_{i,j}[k] + \gamma_i e_{i,j}[k] \right) \]  

\[ u_{i,j+1}[k] = \text{sat}\left( \bar{u}_{i,j+1}[k], 0, -u_{\text{max}} \right) \]  

and

\[ u_{e,j+1}[k] = Q(\delta) \left( u_{e,j}[k] + \gamma_e e_{e,j}[k] \right) \]  

\[ u_{e,j+1}[k] = \text{sat}\left( \bar{u}_{e,j+1}[k], 0, -u_{\text{max}} \right) \]  

with the learning gains \( \gamma_i \) and \( \gamma_e \), the Q-filters \( Q(\delta) \) and \( Q(\delta) \) and the differences between the desired (maximum) slew rates and the actual slew rates of the load current and the drain-source voltage

\[ e_{i,j}[k] = i_{Lp} - i_{Lp,j}[k] \]  

\[ e_{e,j}[k] = v_{DS} - v_{DSp,j}[k] \]  

Using the presented strategy, the current and voltage slew rates can be kept below their desired maximum values. Since \( u_{\text{max}} \) serves as a non adaptive feedforward term, maximum switching speed and therefore minimal switching losses are achieved.

### III. RAPID PROTOTYPING TEST BENCH

Fig. 4 shows the block diagram of the rapid prototyping test bench. The test bench consists of the dSPACE real-time system.
time measurement and control system DS1005 PPC with the DS5203 FPGA extension board, the controllable charge and discharge current source, the Power Switch $T_1$, the battery voltage $V_{bat}$ and the ohmic/inductive switching load $R_L$ and $L_L$. The dSPACE system allows for the rapid code generation and programming with MATLAB/SIMULINK and the FPGA code generation was performed with the XILINX SYSTEM GENERATOR FOR DSP. The dSPACE CONTROLDESK software is used for control and signal processing of the test bench. The drain-source voltage $v_{DS}(t)$ is measured directly, for the load current $i_L(t)$ the magnetoresistive current sensor CMS3005 from SENSITEC is employed, and the gate current $i_G(t)$ is measured with a shunt and the preamplifier SR560 from STANFORD RESEARCH SYSTEMS. All measurements are sampled with 14 bit by means of the 10 MSPS ADCs of the FPGA board. The input range of the ADC is $\pm 5$ V for $i_L$ and $i_G$ and $\pm 30$ V for $v_{DS}$. Moreover, the charge and discharge current sources of the gate driver are controlled by the 14 bit, 10 MSPS DACs of the FPGA board. The DACs exhibit a maximum output voltage of $\pm 10$ V. The current sources provide a controllable gate-current approximately between $\pm 0.8$ mA. A photo of the rapid prototyping test bench is shown in Fig. 5.

IV. IMPLEMENTATION AND MEASUREMENT RESULTS

For the following experiments, the Power MOSFET BSC020N03 was chosen to switch an ohmic/inductive load of $R_L = 3.2 \Omega$, $L_L = 14 \mu$H at a battery voltage of $V_{bat} = 13.5$ V. The PWM time was set to $T_{PWM} = 10$ ms with a duty cycle of $\chi = 0.5$. Using the FPGA and its ADCs, the switching waveforms of $i_L$ and $v_{DS}$ are sampled with $T_s = 0.1 \mu$s and written into buffers of $N = 1000$ samples each. The ILC algorithm itself is executed every 20 ms on the real-time system DS1005. Therefore, the gate current profiles are adapted after every second switching operation. After the adaptation of the gate current profiles for the switch-on and switch-off operation, they are transmitted to the FPGA and applied to the gate driver using the DACs. For the estimation of $i_{G,SP,j}[k]$ and $v_{DS,SP,j}[k]$, the length of the Savitzky-Golay filter, see (1g), was chosen as $N_d = 21$ and a second order polynomial, $d = 2$, was used. This results in the coefficients $g_d[m] = -m/(280T_s)$. The length of the Q-filters $Q_1$ and $Q_2$, see (1h), was set to $N_q = 17$ and the 3-dB frequency was experimentally chosen as $f_0 = 1.32$ MHz. The limits of the gate current profiles, see (1j), were set to $u_{max} = 8000$ and $u_{min} = 652$ for the switch-on operation and $v_{max} = 8000$ and $v_{min} = 300$ for the switch-off operation.

The measurement results for the slew rate control of the load current are presented in Fig. 6, for the drain-source voltage in Fig. 7 and for the simultaneous control in Fig. 8. Fig. 9 depicts the gate current profiles corresponding to Fig. 8. On the left-hand side of each figure, the switch-on operation and on the right-hand side, the switch-off operation is presented. The different gate current profiles can be found in the first row and the resulting gate current $i_{G,SP}$ is shown in the second row. The drain-source voltage $v_{DS}$ and its derivative $dv_{DS}/dt$ are given in the third and fourth row, respectively. The last two rows illustrate the time evolution of the load current and its derivative.

Additional information:


The content of this post-print version is identical to the published paper but without the publisher’s final layout or copy editing.
The switching of an inductive load results in high drain-source voltage transients at the end of the switch-off operation, cf. Fig. 6-8. With the presented strategy, the slew rate of these transients is not directly controllable. However, their shape and amplitude can be influenced by controlling the slew rate during the switch-off operation.

It is evident that by means of the presented control strategies the desired maximal slew rates are met. It is worth noting that the control strategies also pursue the goal to minimize the switching losses. This is why, the time evolutions of the load current and the drain-source voltage reach their respective desired maximum slew rates for a quite long time during the switch-on and switch-off phase, which can be seen in Fig. 6-8.

V. CONCLUSION

In this paper, a digital control strategy was presented that limits the current and/or voltage slew rate at the output terminal of a Smart Power IC within given bounds and guarantees power optimality at the same time. The digital control strategy is based on an adaptive feedforward control strategy using a highly resolving gate current profile. In order to be able to handle model uncertainties due to fabrication tolerances, load variations and temperature dependencies, the gate current profile is adapted by means of an Iterative Learning Control strategy. A rapid prototyping test bench was presented and the performance and robustness of the proposed approach was demonstrated by means of measurement results. Future work will be concerned with the hardware and performance requirements for series production as well as the improvement of the adaptation speed for a rapid load change.

ACKNOWLEDGMENT

This work was jointly funded by the Austrian Research Promotion Agency (FFG, Project No. 839316) and the Carinthian Economic Promotion Fund (KWF, contract KWF – 1521 – 22741 – 34186).

REFERENCES


Fig. 6. Measurement results of the load current slew rate control with $\gamma_{\text{on}} = -\gamma_{\text{off}} = 0.5 \mu\text{s}/\text{mA}$, $R_L = 3.2 \Omega$, $L_L = 14 \mu\text{H}$ and $V_{\text{bat}} = 13.5 \text{V}$.

Fig. 7. Measurement results of the drain-source voltage slew rate control with $\gamma_{\text{on}} = -\gamma_{\text{off}} = -0.1 \mu\text{s}/\text{mV}$, $R_L = 3.2 \Omega$, $L_L = 14 \mu\text{H}$ and $V_{\text{bat}} = 13.5 \text{V}$. 


The content of this post-print version is identical to the published paper but without the publisher’s final layout or copy editing.
Fig. 8. Measurement results of the simultaneous load current and drain-source voltage slew rate control with \( \gamma^{on}_{i} = -\gamma^{off}_{i} = 0.5 \mu s/\text{mA}, \gamma^{on}_{v} = -\gamma^{off}_{v} = -0.1 \mu s/\text{mV}, R_L = 3.2 \Omega, L_L = 14 \mu H \) and \( V_{bat} = 13.5 \text{V} \).

Fig. 9. Gate current profiles corresponding to Fig. 8 for the switch-on and switch-off operation using \( \gamma^{on}_{i} = -\gamma^{off}_{i} = 0.5 \mu s/\text{mA}, \gamma^{on}_{v} = -\gamma^{off}_{v} = -0.1 \mu s/\text{mV}, R_L = 3.2 \Omega, L_L = 14 \mu H \) and \( V_{bat} = 13.5 \text{V} \).


The content of this post-print version is identical to the published paper but without the publisher’s final layout or copy editing.